Abstract: By using 0.35-um CMOS process, this work achieves a design of analogous band-gap reference voltage circuit with low temperature coefficient. The proposed circuit operates at 3V and generates a reference current of 44 uA. The HSPICE simulation results show the temperature coefficient of this circuit is 23 ppm/ at range of -10 to 100 , and the line regulation (the ratio of output current variation to supply voltage variation) is estimated as 1.95 uA/V from supply voltage variation of 3 V to 5 V. The experimental chip is fabricated and measured. The circuit provides adjustable capability for output voltage among temperature variation of -10 -100 . The chip area is 534 × 695 um . In this new design, the operational amplifier is not necessary. The chip design effort can be great reduced.
Introduction
Because of the convenience and portability, more portable consumer electronic devices are frequently used today. There are always tens to hundreds of chips co-operation within these consumer electronic devices. In order to further shrink device size and toward lightweight continuously, more electronic elements are expected to be integrated into a chip to realize the system almost functions. As a result, the function of chip trends towards from single specific to system multiple functions. In general, a system-embedded-on-a-chip (SoC) has multiple voltage sources or voltage references within chip design. The capability of voltage reference is with low output voltage/current variation in spite of variety of temperature, supply voltage, and noise interfered. Therefore, the voltage reference circuit currently has been widely used in analog circuit, digital circuit and mixed-signal circuit, such as operational amplifiers, analog-to-digital converters (ADC), digitalto-analog converters (DAC), phase locked loop (PLL) circuits and power regulators. In open literature, many circuit schemes for voltage reference and its improved versions have been proposed [1] [2] [3] [4] [5] [6] [7] [8] in recent years. The performance of voltage reference will dominate the system function. The design of internal voltage reference circuit becomes more important especially for in SoC era. Currently, the most popular circuit scheme is bandgap voltage reference.
The basic circuit for bandgap voltage reference is shown in Fig. 1 . The bootstrapping circuit makes the potential voltage of nodes 'a' and node 'b' as equal as possible, to reduce the effects of channel length modulation and supply voltage variation. It uses emitter-base voltage difference between two bipolar junction transistors (BJTs) to generate a positive temperature coefficient (PTC) current. In conventional CMOS technologies, these BJTs are parasitic transistors. After that, it uses current mirror architecture (M3/M4/M5) to copy the PTC current to the output resistor RL. The voltage drop VRL is added to VEB of BJT with negative temperature coefficient to generate a stable reference voltage output. Finally, the objective of the basic circuit is to form a precise and stable voltage reference in spite of temperature variations and supply voltage fluctuations. The output of bandgap reference circuit shown in Fig. 1 is given as
VEB is with negative temperature coefficient, and ∆ related to thermal voltage Vt (that is, kT/q) is with positive temperature coefficient. The temperature effects of VEB and ∆ are about -2.5 mV and +0.085 mV per centigrade degree respectively. According to the proper ratio settings of RL, R1, and the area matching in BJTs, temperature effect of output voltage can be canceled drift out each other. Therefore, output Vref in theoretically can be obtained in independent of temperature.
However, the voltage on nodes 'a' and 'b' in Fig. 1 is not identical potential due to the channel length modulation and body effects. The temperature coefficient of basic scheme is a little bit large. Another conventional bandgap reference voltage circuit is shown in Fig.2 . An operational amplifier is embedded in the circuit to provide nearly equal voltage between two input nodes. The output voltage of bandgap reference circuit is also given as Eq. 1. In despite of Figs. 1 and 2, the ratio of RL and R1 is always to set a proper value to keep the output voltage temperature insensitivity. .
(2)
The desired output voltage Vref can be obtained by settings of various resistances and aspect ratio of transistors. However, two operational amplifiers are needed in this design. In general, the design of operational amplifier with high performance in chip realization is difficult by using conventional process. 
Circuit Design
In consideration of the following two issues: first, the output voltage of conventional band-gap reference circuit is always limited to around 1.25 V, due to the constant ratio of negative temperature coefficient of V and positive temperature coefficient of ∆V . The second issue, a high performance operational amplifier is not easily realized in chip. In addition, the overall circuit complexity and power consumption are resulted in increased due to these more electronic elements. In this study, bandgap reference voltage circuit without needing operational amplifier is redesigned and inspected. The new schematic diagram of the circuit is shown in Fig. 4 .
The current mirror function is achieved by M1/M4/M6/M7 to make nodes 'b' and 'c' voltage as equipotential as possible. Due to the equipotential, the current flows through resistor R2, IR2=VEB/R2, which is a negative temperature coefficient current. The current mirror of M6 and M8 is used to copy the current and addition of the positive temperature coefficient current IM5. Finally, the output current with nearly zero temperature coefficient will be expected to arrive. The expression of the bandgap reference voltage is given as
. A start-up circuit is needed to avoid a zero output current (another stable bias point) held in circuit initial phase. The whole circuit including start-up circuit is shown in Fig. 5 . Transistors M9-M11 try to achieve a none zero current ID in transistors M1 and M2 when the circuit is initially powered up. 
Simulation and Chip Measured Results
Based on TSMC 0.35-μm CMOS process, the whole circuit shown in Fig. 5 is simulated by using HSPICE simulation program. HSPICE is a very popular circuit simulator in chip design, and nearly it is a de facto standard to verify circuit function. Figures 6 to 13 show the simulation results. Figure  6 shows the line regulation of output current when supply voltage varies from 3 V to 5 V. In Fig. 6 , the output current of the circuit is 44.8 μA at 3-V supply voltage and 48.7 μA at 5 V. The line regulation for output current is estimated as 1.95 μA/V.
Another important factor for bandgap reference: temperature coefficient will be inspected. When the loading is altered and varied, the circuit is still function works within reasonable low temperature coefficients. We use various loading resistances of 1 Ω, 10 Ω, 100 Ω,1 kΩ, 10 kΩ, 20 kΩ and 30 kΩ to inspect the output voltage variation when temperature is varied from −10 to 100 . Under RL loading of 1-Ω, Fig. 7 shows the output voltage variation in temperature of −10 to 100 . The maximum output reference voltage is 44.841 μV and the minimum output reference voltage is 44.728 μV. The temperature coefficient (TC) of the circuit for output voltage is evaluated as 23 ppm/ .
In RL loading of 10-Ω, Fig. 8 shows the maximum output reference voltage 448.411 μV and minimum reference voltage 447.276 μV. The TC also keeps 23 ppm/ . Figs. 9-13 show the TC variations for loading resistances in 100 Ω, 1 kΩ, 10 kΩ, 20 kΩ and 30 kΩ respectively. In Fig. 9 , the maximum reference voltage is 4.484 mV and the minimum reference voltage is 4.473 mV. In Fig. 10 , the maximum reference voltage is 44.827 mV and the minimum reference voltage is 44.714 mV. In  Fig. 11 , the maximum reference voltage is 446.957 mV and the minimum reference voltage is 445.850 mV. In Fig. 12 , the maximum reference voltage is 892.618 mV and the minimum reference voltage is 890.172 mV. In Fig. 13 , the maximum reference voltage is 1.33V and the minimum reference voltage is 1.3266V. Obviously, Figs.7-13 shows the TC of the voltage reference almost keeps on 23 ppm/ in range of loading resistance of 1 Ω to 30 kΩ. Finally, according to these data, Fig. 14 shows the corresponding TC value.
The layout of proposed circuit is shown in the left part of Fig. 15 , and the chip area is 534.55 × 694.85 um . After layout phase, the parasitic effects are also extracted. The post-layout simulation in loading RL of 1-Ω is shown in Fig. 16 . Since the effects of parasitic resistance and capacitance, the TC of the reference voltage is raised from 23 to 26 ppm/ . The chip fabrication is achieved already. The micro-photo of the chip is shown in right part of Fig. 15 . When under temperature 25 ℃ and loading RL 27 kΩ, the output of the voltage reference is 1.07 V (39.629 uA × 27 k) for 3-V supply voltage and 1.12 V (41.48 uA × 27 k) for 5-V supply voltage. The digital oscilloscope (TBS1052B-EDU) by Tektronix is used to measure the experimental chip for output voltage. Figures 17 (a) and (b) show the measured results for 3-V and 5-V supply voltage respectively. In addition, when temperature on the surface of the chip is risen to 100 ℃, the variation of output voltage is not revealed by using the digital oscilloscope due to 3% measurement accuracy of this instrument. The characteristics of the proposed circuit summarize and list in Table 1 . The characteristics are also compared with reference [1]. The proposed has advantages of low complexity, less chip area, and wide range of output voltage. 
Conclusions
In contrast to conventional bandgap reference, the ratio of RL and R1 is almost constant value to fully eliminate the temperature effect. The output level of the bandgap reference in conventional design is always constant. In this work, we try to generate the current with positive temperature coefficient and a counterpart current with negative temperature coefficient. The two current then are summed at output terminal to cancel the temperature effect of each other. In addition, the output level will be adjustable by altered the loading resistance. In this design, the complicated design for OPAs can be neglected to reduce the overall circuit complexity. By simulation, the TC was inspected for the loading of 1 Ω, 10 Ω, 100 Ω, 1 kΩ, 10 kΩ, 20 kΩ, and 30 kΩ. The TC will be kept around 23 ppm/ when temperature is varied from −10 to 100 . Although the TC is not superior to other designs have been published in open literature which range of 10-15 ppm/ , the chip area and chip design effort are both great reduced.
